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Abstract
High-performance computing systems are more and more often based on accelerators. Computing applications targeting
those systems often follow a host-driven approach, in which hosts offload almost all compute-intensive sections of the
code onto accelerators; this approach only marginally exploits the computational resources available on the host CPUs,
limiting overall performances. The obvious step forward is to run compute-intensive kernels in a concurrent and
balanced way on both hosts and accelerators. In this paper, we consider exactly this problem for a class of applications
based on lattice Boltzmann methods, widely used in computational fluid dynamics. Our goal is to develop just one pro-
gram, portable and able to run efficiently on several different combinations of hosts and accelerators. To reach this goal,
we define common data layouts enabling the code to exploit the different parallel and vector options of the various
accelerators efficiently, and matching the possibly different requirements of the compute-bound and memory-bound ker-
nels of the application. We also define models and metrics that predict the best partitioning of workloads among host
and accelerator, and the optimally achievable overall performance level. We test the performance of our codes and their
scaling properties using, as testbeds, HPC clusters incorporating different accelerators: Intel Xeon Phi many-core pro-
cessors, NVIDIA GPUs, and AMD GPUs.
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1 Background and related works
The architecture of high-performance computing
(HPC) systems is increasingly based on accelerators;
typical HPC systems today—including several leading
entries in the TOP500 list (TOP500, 2016)—are large
clusters of processing nodes interconnected by a fast
low-latency network, each node containing standard
processors coupled to one or more accelerator units.
Accelerators promise higher computing performance
and better energy efficiency, improving on traditional
processors by up to one order of magnitude; in fact,
they (i) allow massive parallel processing by a combina-
tion of a large number of processing cores and vector
units, (ii) allow for massive multi-threading, in order to
hide memory access latencies, and (iii) trade a stream-
lined control structure (e.g. executing instructions in-
order only) for additional data-path processing for a
given device or energy budget.
Typical accelerated applications usually follow a
host-driven approach, in which the host processor off-
loads (almost) all compute-intensive sections of the
code onto accelerators; the host itself typically only
orchestrates global program flow or processes sequen-
tial segments of the application; this approach wastes a
non-negligible amount of the available computational
resources, reducing overall performance.
The obvious step forward is that even compute-
intensive application kernels should be executed in a
balanced way on both hosts and accelerators. This
improvement has been hampered so far by several non-
trivial obstacles, especially because CPUs and accelera-
tors often present different architectures, so efficient
accelerated codes may involve different data structures
and operation schedules. Moreover, the lack of well-
established performance-portable programming hetero-
geneous frameworks has, so far, required the use of
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specific programming languages (or at least proprietary
variants of standard languages) for each different accel-
erator, harming portability, maintainability, and possi-
bly even correctness of the application.
Improvements on this latter aspect come with the
recent evolution of directive-based programming envir-
onments, allowing programmers to annotate their
codes with hints to the compiler about available paral-
lelization options. Several frameworks of this type have
been proposed, such as the Hybrid Multi-core Parallel
Programming model (HMPP) proposed by CAPS,
hiCUDA (Han and Abdelrahman, 2011), OpenMPC
(Lee and Eigenmann, 2010), and StarSs (Ayguade´
et al., 2010). However, the most common compiler fra-
meworks currently used for scientific codes are
OpenMP (OpenMP, 2016a) and OpenACC
(OpenACC, 2016). Both frameworks allow annotation
of codes written in standard languages (e.g. C, C++,
and Fortran) with appropriate pragma directives char-
acterizing the available parallelization space of each
code section. This approach leaves compilers to apply
all optimization steps specific to each different target
architecture and consistent with the directives,
enabling, in principle, portability of codes between any
supported host and accelerator device. This process is
still immature, and significant limits to portability still
exist. The OpenMP standard, version 4 (OpenMP,
2016b), has introduced support for—in principle—any
kind of accelerator, but compilers supporting GPUs
are not yet available, and the Intel Xeon Phi is, de
facto, the only supported accelerator. Conversely
OpenACC supports several different GPUs and, more
recently, also multi-core CPU architectures, but not the
Xeon Phi, and does not allow compilation of codes able
to spread parallel tasks concurrently on both GPU and
CPU cores. Also, neither standards address processor-
specific hardware features, so non-portable proprietary
directives and instructions are often necessary; for exam-
ple, performance optimization on Intel CPU processors
often requires Intel-proprietary compiler directives.
In spite of these weaknesses, and in the hope that a
converging trend is in progress, one would like to (i)
understand how difficult it is to design one common
code using common domain data structures running
concurrently on hosts and accelerators, which is porta-
ble and also performance-portable across traditional
processors and different accelerators, and (ii) quantify
the performance gains made possible by concurrent exe-
cution on host and accelerator.
To explore this problem, one has to understand the
impact on performance that different data layouts and
execution schedules have for different accelerator archi-
tectures. One can then define a common data layout
and write a common code for a given application with
optimal (or close to optimal) performance on several
combinations of host processors and accelerators.
Assuming that one can identify a common data layout
giving good performance on several combinations of
host processors and accelerators, then one has to find
efficient partitioning criteria to split the execution of
the code among hosts and processors.
In this paper, we tackle exactly these issues for a
class of applications based on lattice Boltzmann (LB)
methods, which are widely used in computational fluid
dynamics. This class of applications offers a large
amount of easily identified available parallelism, mak-
ing LB an ideal target for accelerator-based HPC sys-
tems. We consider alternate data layouts, processing
schedules, and optimal ways to compute concurrently
on host and accelerator. We quantify the impact on
performance, and use these findings to develop
production-grade massively parallel codes. We run
benchmarks and test our codes on HPC systems whose
nodes have dual Intel Xeon processors and a variety of
different accelerators, namely the NVIDIA K80
(NVIDIA, 2015) and AMD Hawaii GPUs (AMD,
2016), and the Intel Xeon Phi (Chrysos, 2012).
Over the years, LB codes have been written and opti-
mized for large clusters of commodity CPUs (Pohl et al.,
2004) and for application-specific machines (Belletti
et al., 2009; Biferale et al., 2010; Pivanti et al., 2014).
More recent work has focused on exploiting the paralle-
lism of powerful traditional many-core processors
(Mantovani et al., 2013) and of power-efficient accelera-
tors. such as GP-GPU (Bailey et al., 2009; Biferale et al.,
2013; Calore et al., 2016b) and Xeon Phi processors
(Crimi et al., 2013), and even FPGAs (Sano et al., 2007).
Recent analyses of optimal data layouts for LB have
been made (Wittmann et al., 2011; Shet et al., 2013a,b).
However, Wittmann et al. (2011) focuses only on the
propagate step, one of the two key kernels in LB codes,
while Shet et al. (2013b) does not take vectorization
into account; in Shet et al. (2013a), vectorization is con-
sidered using intrinsic functions only. None of these
papers considers accelerators. In Calore et al. (2016a),
we have started preliminary investigations considering
only the Xeon Phi as an accelerator. Here, we extend
these results in several ways: first, we take into account
both propagate and collision steps used in LB simula-
tions. Then we use a high-level approach based on
compiler directives, and we also take into account
NVIDIA and AMD accelerators commonly used in
HPC communities. Very recently, Valero-Lara et al.
(2015); Valero-Lara and Jansson (2016) have explored
the benefits of LB solvers on heterogeneous systems
considering different memory layouts and systems
based on both NVIDIA GPUs and Xeon Phi accelera-
tors. In our contribution, we consider a more complex
LB solver (D2Q37 instead of D2Q9), a wider analysis
of data layouts, and an automatic analytic way to find
the optimal partitioning of lattice domains between
host CPU and accelerators.
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This paper is structured as follows: Section 2 intro-
duces the main hardware features of CPUs and GPUs
that we have taken into account in this paper and
Section 3 gives an overview of LB methods. Section 4
discusses design and implementation options for data
layouts suitable for LB codes and measures the impact
of different choices in terms of performances, while
Section 5 describes the implementation of codes that
we have developed concurrently running on both host
and accelerator. Section 6 describes two important
optimization steps for our heterogeneous code and
defines a performance model, while Section 7 analyzes
our performance results on two different clusters, one
with K80 GPUs and one with Xeon Phi accelerators.
Finally, Section 8 summarizes our main results and
highlights our conclusions.
2 Architectures of HPC systems
Heterogeneous systems have recently enjoyed increas-
ing popularity in the HPC landscape. These systems
combine, within a single processing node, commodity
multi-core architectures with off-chip accelerators,
GPUs, Xeon Phi many-core units, and (sometimes)
FPGAs. This architectural choice comes from an
attempt to boost overall performance by adding an
additional processor (the accelerator) that exploits mas-
sively parallel data paths to increase performance (and
energy efficiency) at the cost of reduced programming
flexibility. In this section, we briefly review the architec-
tures of the state-of-the-art accelerators that we have
considered—GPUs and Xeon Phi many-core
processors—focusing on the impact that their diverging
architectures have on the possibility of developing a
common HPC code able to run efficiently on both of
them.
GPUs are multi-core processors with a large number
of processing units, all executing in parallel. The
NVIDIA K80 (NVIDIA, 2015) is a dual GK210 GPU,
each containing 13 processing units, called streaming
multiprocessors (SMX). Each processing unit has 192
compute units, called CUDA-cores, concurrently
executing groups of 32 operations in a SIMT (single
instruction, multiple thread) fashion; much like tradi-
tional SIMD processors, cores within a group execute
the same instruction at the same time but are allowed
to take different branches (at a performance penalty).
The AMD FirePro W9100 (AMD, 2016) is concep-
tually similar to the K80 NVIDIA GPU; it has 44 pro-
cessing units, each with 64 compute units (stream
processors).
The clock of an NVIDIA K80 has a frequency of
573 MHz, which can be boosted up to 875 MHz. The
aggregate peak performance is then 5.6 TFlops in sin-
gle precision and 1.87 TFlops in double precision (only
one-third of the SMXs work concurrently when per-
forming double-precision operations). Working at
930 MHz, the processing units of the AMD FirePro
W9100 deliver up to 5.2 TFlops in single precision and
2.6 TFlops in double precision.
In general, GPUs sustain their huge potential perfor-
mance thanks to large memory bandwidth—to avoid
starving the processors—and massive multi-thread-
ing—to hide memory access latency. Consequently,
register files are huge in GPUs, as they have to store
the states of many different threads, while data caches
are less important. For example (see also Table 1), a
K80 GPU has a combined peak memory bandwidth of
480 GB/s, while each SMX has a register file of 512 KB
and just 128 KB L1 cache/shared memory; SMX units
share a 1536 KB L2 cache. Similarly, the AMD W9100
has a peak memory bandwidth of 320 GB/s and its
last-level cache is just 1 MB.
The architecture of Xeon Phi (Chrysos, 2012)
processors—the other class of accelerators that we
consider—builds on a very large number of more tradi-
tional x86 cores, each optimized for streaming parallel
processing, with a streamlined and less versatile control
part and enhanced vector processing facilities. For
instance, the currently available version of this proces-
sor family—the Knights Corner (KNC)—integrates up
to 61 CPU cores, each supporting the execution of four
Table 1. Selected hardware features of the systems tested in this work: Xeon E5-2630 is a commodity processor adopting the Intel
Haswell micro-architecture; Xeon Phi 7120P is based on the Intel many integrated core (MIC) architecture; Tesla K80 is a NVIDIA
GPU with two Tesla GK210 accelerators; FirePro W9100 is an AMD Hawaii GPU.
Xeon E5-2630 v3 Xeon Phi 7120P Tesla K80 FirePro W9100
Number of physical cores 8 61 2 3 13 SMX 44
Number of logical cores 16 244 2 3 2496 2816
Clock (GHz) 2.4 1.238 0.560 0.930
Peak performance (double or single precision, GF) 307/614 1208/2416 1870/5600 2620/5240
SIMD unit AVX2 256-bit AVX2 512-bit n/a n/a
LL cache (MB) 20 30.5 1.68 1.00
Number of memory channels 4 16 – –
Maximum memory (GB) 768 16 2 3 12 16
Memory bandwidth (GB/s) 59 352 2 3 240 320
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threads, for an aggregate peak performance of
1 TFlops in double precision, with a clock running at
1.2 GHz. Each core has a 32 KB L1-cache and a
512 KB L2-cache. The L2-caches, private at the core
level, are interconnected through a bi-directional ring
and data are kept coherent and indirectly accessible by
all cores. The ring also connects to a GDDR5 memory
bank of 16 GB, with a peak bandwidth of 352 GB/s.
Each core has a vector processing unit (VPU), execut-
ing SIMD operations on vectors of 512 bits.
Present-generation GPUs and Xeon Phi processors
are connected to their host through a PCI-express
interface, allowing data exchange between the two pro-
cessors. Typically, 16 PCI-express lanes are used, with
an aggregate bandwidth of 8 GB/s, much smaller than
the typical memory bandwidth of these processors, so
processor-accelerator data exchanges may easily
become serious performance bottlenecks.
For both processor classes, in this work we consider
a host-driven heterogeneous programming model, with
applications executing on both the host and the accel-
erator. (The Xeon Phi also supports ‘‘native mode,’’
thus acting as an independent node capable of running
applications independently. This approach will be
enhanced in the next-generation Xeon Phi system, the
Knights Landing, which will also be available as a
stand-alone processor. We do not consider this mode
of operation in this paper.) So far, different program-
ming languages have been available for each specific
accelerator; indeed, NVIDIA GPUs have a proprietary
programming language, and AMD GPUs are sup-
ported by the OpenCL programming environment. On
the contrary, the Xeon Phi uses the same programming
environment as its Xeon multi-core counterpart, so one
can develop codes following a directive-based approach
(e.g. OpenMP), slightly reducing the effort of applica-
tion migration. Conversely, many studies have shown
that extracting a large fraction of the performance cap-
abilities of the KNC, the first-generation Xeon Phi co-
processors, still requires significant effort and fine
restructuring of the code (Crimi et al., 2013; Gabbana
et al., 2013; Liu et al., 2013).
Following recent improvements in directive-based
programming environments, this work aims to explore
ways of writing common codes that (i) have optimiza-
tion features that can be exploited by traditional CPUs
and both accelerator architectures, and (ii) are written
using a common directive-based (e.g. OpenMP,
OpenACC) programming environment.
3 Lattice Boltzmann methods
In this section, we sketchily introduce the computa-
tional method that we adopt, based on an advanced
LB scheme. Lattice Boltzmann methods (see Succi
(2001) for an introduction) are discrete in position and
momentum spaces; they are based on the synthetic
dynamics of populations sitting at the sites of a discrete
lattice. At each time step, populations hop from lattice
site to lattice site and then they collide, mixing and
changing their values accordingly.
Over the years, several LB models have been devel-
oped, describing flows in two or three dimensions, and
using sets of populations of different sizes (a model in x
dimensions based on y populations is labeled DxQy).
Populations (fl(x,t)), each having a given lattice velocity
cl, are defined at the sites of a discrete and regular grid;
they evolve in (discrete) time according to the
Bhatnagar–Gross–Krook equation
flðx+ clDt; t+DtÞ= flðx; tÞ  Dt
t
flðx; tÞ  f ðeqÞl
 
ð1Þ
The macroscopic physics variables, density r, velocity
u, and temperature T are defined in terms of fl(x, t) and
cl
r=
X
l
fl ru=
X
l
clfl DrT =
X
l
cl  uj j2fl
the equilibrium distributions (f
ðeqÞ
l ) are themselves func-
tions of these macroscopic quantities (Succi, 2001).
With an appropriate choice of the set of lattice veloci-
ties cl and of the equilibrium distributions (f
ðeqÞ
l , one
shows that, performing an expansion in Dt and renor-
malizing the values of the physical velocity and tem-
perature fields, the evolution of the macroscopic
variables obeys the thermohydrodynamic equations of
motion and the continuity equation
∂tr+ r∂iui= 0
rDtui=  ∂ip rgdi;2+ n∂jjui
rcvDtT + p∂iui= k∂iiT
ð2Þ
Dt = ∂t + uj∂j is the material derivative and we
neglect viscous heating; cv is the specific heat at con-
stant volume for an ideal gas, p = rT, and n and k are
the transport coefficients; g is the acceleration of grav-
ity, acting in the vertical direction. Summation of
repeated indexes is implied.
In our case, we study a two-dimensional system
(D = 2 in the following), and the set of populations
has 37 elements (hence the D2Q37 acronym), corre-
sponding to (pseudo-)particles moving up to three lat-
tice points away, as shown in Figure 1 (Sbragaglia
et al., 2009; Scagliarini et al., 2010). The main advan-
tage of this recently developed LB method is that it
automatically enforces the equation of state of a perfect
gas (p = rT). Our optimization efforts have made it
possible to perform large-scale simulations of convec-
tive turbulence in several physics conditions (see, e.g.,
Biferale et al., 2011a,b).
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An LB code starts with an initial assignment of the
populations, corresponding to a given initial condition
at t = 0 on some spatial domain, and iterates equation
(1) for each population and lattice site and for as many
time steps as needed; boundary conditions are enforced
at the edges of the domain after each time step by
appropriately modifying population values at and close
to the boundary.
From the computational point of view, the LB
approach offers a huge degree of easily identified avail-
able parallelism. Defining y = x + clDt and rewriting
the main evolution equation as
flðy; t+DtÞ
= flðy clDt; tÞ  Dt
t
flðy clDt; tÞ  f ðeqÞl
  ð3Þ
one easily identifies the overall structure of the compu-
tation that evolves the system by one time step Dt: for
each point y in the discrete grid the code: (i) gathers
from neighboring sites the values of the fields fl corre-
sponding to populations drifting toward y with velocity
cl and then (ii) performs all mathematical steps needed
to compute the quantities in the right-hand side of
equation (3). One quickly sees that there is no correla-
tion between different lattice points, so both steps can
proceed in parallel on all grid points according to any
convenient schedule, with the only constraint that step
1 precedes step 2.
As already remarked, our D2Q37 model correctly
and consistently describes the thermohydrodynamic
equations of motion and the equation of state of a per-
fect gas; the price to pay is that, from a computational
point of view, its implementation is more complex than
for simpler LB models. This translates to demanding
requirements for memory bandwidth and floating point
throughput. Indeed, step 1 implies accessing 37
neighbor cells to gather all populations, while step 2
implies ’ 7000 double-precision floating point opera-
tions per lattice point, some of which can be optimized
away, e.g. by the compiler.
4 Data layout optimization for lattice
Boltzmann kernels
Our goal is to design a performance-portable code
capable of running efficiently on recent Intel multi-core
CPUs as well as on Xeon Phi and GPU accelerators.
Our intended common application is written in plain
C and annotated with compiler directives for paralleli-
zation. For Intel architectures, we have used OpenMP
and proprietary Intel directives, using the offload prag-
mas to run kernels on the Xeon Phi. For NVIDIA and
AMD GPUs we have annotated the code with
OpenACC directives, implemented by the PGI compi-
ler, which supports both architectures. Mapping
OpenACC directives on OpenMP directives is almost
straightforward, so code divergence is limited at this
point in time; it is expected that OpenMP implementa-
tions supporting both classes of accelerators will
become available in the near future, so we hope to be
able soon to merge the two versions into one truly com-
mon code.
As remarked in Section 1, data layout has a critical
role in extracting performance from accelerators.
Data layouts for LB methods, as for many other
stencil applications, have been traditionally based either
on array of structures (AoS) or on structure of arrays
(SoA) schemes. Figure 2 shows how population data
are stored in the two cases; in the AoS layout, popula-
tion data for each lattice site are stored one after the
other at neighboring memory locations. This scheme
exhibits locality of populations at a given lattice site,
Figure 1. Left: Velocity vectors for the lattice Boltzmann populations of the D2Q37 model. Right: Populations are identified by an
arbitrary label, associated with the lattice hop that they perform in the propagate phase.
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while populations of common index i at different lattice
sites are stored in memory at non-unit-stride addresses.
Conversely, in the SoA scheme for a given index i,
populations of all lattice sites are stored contiguously,
while the various populations of each lattice site are
stored far from each other at non-unit-stride addresses.
In our implementation, we have arbitrarily chosen to
store the lattice in column-major order (Y spatial direc-
tion), and to keep in memory two copies that are alter-
natively read and written by each kernel routine. This
option, termed in the literature ping-pong buffering or
A-B pattern, allows processing of all lattice sites in par-
allel. The A-A pattern, proposed in Bailey et al. (2009),
is more efficient in terms of memory consumption since
it stores only one copy of the lattice. However, since
memory occupation is not an issue for our simulations,
we have not yet implemented this further optimization.
4.1 Data layout optimization for propagate
In our LB code, the propagate kernel is applied to
each lattice site, moving populations according to the
patterns of Figure 1. For each site, propagate reads
and writes populations from lattice cells at distances up
to 3 in the physical lattice; for this reason, locality of
memory accesses plays an important role for
performance.
This kernel can be implemented using either a push
or a pull scheme (Wittmann et al., 2011). The former
moves all populations of a lattice site toward appropri-
ate neighboring sites, while the latter gathers to one site
populations stored at neighbor sites. Relative
advantages and disadvantages of these schemes are not
obvious and depend to some extent on the hardware
features of the target processor. While the push scheme
performs an aligned-read followed by a misaligned-
write, the opposite happens if the pull scheme is used,
and it is well known that reading or writing from or to
(non-)aligned memory addresses may have a large
impact on the sustained memory bandwidth of modern
processors (Kraus et al., 2013). However, on cache-
based Intel architectures (both standard CPUs and
Xeon Phi), aligned data can be stored directly to mem-
ory using non-temporal write instructions. If data to be
stored are not resident at any cache level, standard
semantics of ordinary memory-writes require a prior
read for ownership (RFO); the non-temporal version of
store avoids the RFO read, improving effective mem-
ory bandwidth and saving time. This feature can be
used in the pull scheme, reducing the overall memory
traffic by a factor 1/3, so we adopt it.
The propagate kernel can, in principle, be vector-
ized, applying each move shown in Figure 1 to several
lattice sites in parallel, e.g. moving populations with
the same index i and belonging to two or more sites.
The number of sites processed in parallel depends on
the size of the vector instructions of the target proces-
sor; the vector size is 4 double words for the Xeon
CPU, 8 for the Xeon Phi, 32 or multiples thereof for
GPUs. However, using the AoS scheme, populations of
different sites are stored at non-contiguous memory
addresses, preventing vectorization. Conversely, when
using the SoA layout, access to several populations of
index i has unit stride, allowing movement in parallel
populations of index i for several sites and allowing
vectorization. This discussion suggests that the SoA
layout should perform better than the AoS one. Figure
3 (left) shows the C-code written for Intel processors,
adopting the SoA layout. The code sweeps all lattice
sites with two loops in the X and Y spatial directions.
The inner loop is on Y, as elements are stored in
column-major order. We have annotated this loop with
the #pragma omp simd OpenMP pragma to introduce
SIMD vector instructions. Since values of populations
written into nxt array are not re-used within this ker-
nel, we also enable non-temporal stores; since this fea-
ture is not yet part of the OpenMP standard, we have
used the specific Intel directive #pragma vector
nontemporal. The equivalent code for GPUs, repla-
cing Intel and OpenMP directives with corresponding
OpenACC directives, is shown in Figure 3 (right).
The first two rows of Table 2 compare the perfor-
mance obtained with the two layouts on all the proces-
sors that we consider. As expected, the SoA layout is
much more efficient on GPUs, but this is not true for
both Intel processors; inspection of the assembly codes
and compiler logs shows that read operations are not
vectorized on Intel processors, owing to unaligned load
Figure 2. Top and Middle: C definitions of lattice populations
using the array of structures and structure of arrays data
layouts. Bottom: Graphic representation of the array of
structures and structure of arrays layouts.
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addresses. Lacking vectorization, the AoS layout exhi-
bits a better performance as it has a better cache hit
rate.
The reason why compilers fail to vectorize the code
is that load addresses are computed as the sum of the
destination-site address—which is memory-aligned—
and an offset, so they point to the neighbor sites from
which populations are read. This does not guarantee
that the resulting address is properly aligned to the vec-
tor size, i.e., 32 bytes for CPUs and 64 bytes for the
Xeon Phi. Store addresses, however, are always aligned
if the lattice base address is properly aligned and Y is a
multiple of 32 or 64.
A simple modification to the data layout solves this
problem. Starting from the lattice stored in the SoA
scheme, we cluster VL consecutive elements of each
population array, with VL a multiple of the hardware
vector size supported by the processor (e.g. 4 for the
Haswell CPU, 8 for the Xeon Phi, and 32 for GPUs).
We call this scheme cluster structure of array (CSoA);
Figure 4 shows the corresponding C type definitions,
vdata_t and vpop_soa_t. vdata_t holds VL data
words corresponding to the same population of index i
at VL different sites that can be processed in SIMD
fashion. vpop_soa_t is the type definition for the full
lattice data. Using this scheme, move operations gener-
ated by propagate apply to clusters of populations
and not to individual population elements. Since clus-
ters have the same size as hardware vectors, all read
operations are now properly aligned. As in the case of
the SoA data layout, write operations always have
aligned accesses and non-temporal stores can be used.
Figure 4 shows the corresponding code; in this case, we
have also rearranged the order of the loops in a way
which reduces the pressure on the translation lookaside
Figure 3. Codes of the propagate kernel for (left) Intel architectures and (right) GPUs. This kernel moves populations as shown
in Figure 1. OFF is a vector containing the memory address offsets associated to each population hop. The prv and nxt arrays use
the SoA layout.
Table 2. Execution time (milliseconds per iteration) of the
propagate and collide kernels on several architectures
using different data layouts. The lattice size is 2160 3 8192
points.
Data structure Haswell Xeon Phi Tesla K80 AMD
Hawaii
Propagate
AoS 408 194 326 649
SoA 847 224 36 57
CSoA 247 78 32 45
CAoSoA 286 89 33 50
Collide
AoS 1232 631 767 2270
SoA 1612 1777 171 1018
CSoA 955 445 165 452
CAoSoA 812 325 166 402
AoS: array of structures; CSoA: cluster structure of array; CAoSoA:
clustered array of structure of array; SoA: structure of arrays.
Figure 4. Source code of the propagate kernel for Intel
architectures using the cluster structure of array data layout.
OFF is a vector containing the memory address offsets
associated to each population hop. VL is the size of a cluster
(see text for details). To properly vectorize the inner loop with
SIMD instructions, the value of VL should match the width of
vector-registers supported by the target architecture.
Calore et al. 7
buffer (TLB) cache. As before, code for GPUs can be
obtained by replacing directives with OpenAcc ones.
Table 2 (see the first three rows of the propagate
section) quantifies the impact of the data layout on per-
formance, showing benchmark results using the three
different data layouts, AoS, SoA, and CSoA. The
advantages of using the CSoA data layout are large for
Intel architectures, while improvements are marginal
for GPUs, as they are less sensitive to misaligned mem-
ory reads (Kraus et al., 2013). The relevant result is,
however, that using the CSoA format we have one
common data layout that maximizes performance for
propagate on all processors.
4.2 Data layout optimization for collide
The collide kernel is computed after the propa-
gate step, reading, at each lattice site, populations
gathered by the propagate phase. It updates their val-
ues, applying the collisional operator and performing
all mathematical operations associated with equation
(1). For each lattice site, this floating point intensive
kernel uses only population data associated with the
site on which it operates; lattice sites are processed inde-
pendently of each other making processing of the lattice
fully parallelizable. In this case, in contrast with the
propagate kernel, locality of populations plays an
important role for performances. Vectorization of this
step is implemented, as for propagate, trying to pro-
cess different sites in parallel.
Following results obtained in Section 4.1, we con-
sider first the CSoA data layout, which—as seen
before—gives very good performance results with the
propagate kernel. The log files of the compiler show
that the CSoA scheme allows vectorization of the code,
but profiling the execution of the code on Xeon CPUs
and Xeon Phi accelerators, we have observed a large
number of TLB and (last-level cache) LLC misses, sug-
gesting that further improvements could be put in
place. Table 3 shows the results (see CSoA column)
provided by the Intel VTune profiler for both Xeon
CPU and Xeon Phi; for the latter, the miss ratios are
much bigger than the threshold values provided by the
profiler itself. These penalties arise because, in the
CSoA scheme, different populations associated with
the same lattice site are stored at memory addresses far
from each other, so several non-unit-stride memory
accesses are necessary to gather all relevant data words.
To overcome these problems, we further modify the
CSoA scheme, and define a new data layout, which
takes into account the locality requirements of both
propagate and collide kernels. In this scheme, for
each population array, we divide each Y column into
VL partitions, each of size LY/VL; all elements sitting
at the ith position of each partition are then packed
together into an array of VL elements called a cluster.
We call this layout, a clustered array of structure of
array (CAoSoA); Figure 5 shows how data are
arranged in the memory. This data layout still allows
vectorization of inner structures (clusters) of size VL,
and at the same time improves locality—with respect to
the CSoA—of populations, as it keeps all population
data needed to process each lattice site at close and
aligned addresses. Figure 5 shows the definition of the
vdata_t data type, corresponding to a cluster, and
representative small sections of the collide code for
Intel processors. Cluster variables are processed iterat-
ing on all elements of the cluster through a loop over
VL; pragma vector aligned instructs the compiler
to fully vectorize the loop, since all iterations are inde-
pendent and memory accesses are aligned. This data
layout combines the benefits of the CSoA scheme,
allowing aligned memory accesses and vectorization
(relevant for the propagate kernel) and at the same pro-
viding population locality (together relevant for the col-
lide kernel).
Figure 5. Top: data arrangement for the CAoSoA layout; for
illustration purposes, we take VL = 2. Bottom: sample code for
collide using this layout.
Table 3. Profiling results provided by the Intel VTune profiler
for the collide kernel on a lattice of 2160 3 8192 points,
comparing the CSoA and the CAoSoA schemes on the Xeon
CPU and Xeon Phi processors.
Metric CSoA CAoSoA Threshold
Xeon Phi
L1 TLB miss ratio 2.66% 0.06% 1.0%
L2 TLB miss ratio 2.00% 0.00% 0.1%
Xeon CPU
LLC miss count 787,647,256 177,010,620 n/a
Average latency
(cycles)
13 9 n/a
CSoA: cluster structure of array; CAoSoA: clustered array of structure
of array; LLC: last-level cache; TLB: translation lookaside buffer.
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Table 3 shows the impact of the CAoSoA data lay-
out on memory misses: on Xeon Phi, the TLB misses
have been reduced well below the threshold values, and
on Xeon CPU have been reduced by a factor of 4.5
with respect to the CSoA scheme. Table 2 shows the
execution time of the collide kernel run using all
data data layouts defined so far. As we see, the
CAoSoA improves performances over the CSoA on
Intel and AMD processors, while for NVIDIA GPU
the two layouts give marginal differences in perfor-
mance. These gains in the performance of collide
come at a limited cost (12–16%) for propagate on all
architectures except for the K80, so CAoSoA maxi-
mizes the combined performances of the two kernels.
The overall performance gain for the propagate
and collide kernels using the CAoSoA scheme is
approximately 1.53 over AoS, 23 over SoA, and
1.13 over CSoA for Intel (Hasweel) CPUs. For the
Xeon Phi, the speed-up is 23 over SoA, 4.83 over
AoS, and 1.23 over CSoA.
5 Heterogeneous implementation
In this section, we describe the implementation of our
code designed to involve and exploit compute capabil-
ities of both host and accelerators. We only consider
the CAoSoA layout, as it grants the best overall perfor-
mances on all the processors and accelerators that we
have studied.
Our implementation uses MPI libraries and each
MPI process manages one accelerator. The MPI pro-
cess runs on the host CPU; part of the lattice domain is
processed on the host itself, and part is offloaded and
processed by the accelerator. Using one MPI process
per accelerator makes it easy to extend the implementa-
tion to a cluster of accelerators installed on either the
same or different hosts.
A lattice of size GSIZEX 3 GSIZEY is partitioned
among NMPI MPI processes, along one direction, in
our case the X-direction, and each slice of size
SIZEX 3 GSIZEY is assigned to a different MPI pro-
cess (with SIZEX=GSIZEX/NMPI). Within each MPI
process, each partition of size SIZEX 3 SIZEY is fur-
ther divided between host and accelerator. We define
three regions, namely left border, bulk, and right bor-
der, as shown in Figure 6. The right and left borders
include M columns and are allocated to the host mem-
ory while the remaining SIZEX 2 2M columns stay on
the accelerator memory. As propagate stencils
require neighbor sites at distances up to 3 to be accessed
(see Figure 1), each region is surrounded by a halo of
three columns and rows. Each halo stores a copy of lat-
tice sites of the adjacent region either allocated on the
host, on the accelerator, or on the neighbor MPI pro-
cess. The use of halos allows the propagate kernel to
be applied uniformly to all sites, avoiding divergences
in the computation. Allocation of lattice borders (M
columns each) on the host avoids dependencies between
MPI and device-to-host and host-to-device data trans-
fers. This allows full overlap of the computation per-
formed on the accelerator, MPI communications, and
processing performed on the CPU.
Each MPI process performs a loop over time steps,
and at each iteration it launches, in sequence, the pro-
pagate, bc, and collide kernels on the accelerator,
processing the bulk region. To allow the CPU to oper-
ate in overlapped mode, kernels are launched asynchro-
nously on the same logical execution queue to ensure
in-order execution. After launching the kernels on the
accelerator, the host first updates halos with adjacent
MPI processes and then starts to process its left and
right borders, applying the same sequence of kernels.
After the processing of borders completes, the host
updates the halo regions shared with the accelerator;
this step moves data between host and accelerator. The
control flow of the code executed by the MPI process is
shown in Figure 7, where the bc kernel applies the
physical boundary conditions at the three uppermost
and lowermost rows of the lattice.
The code for KNC is implemented using the offload
features available in the Intel compiler and runtime
framework. In this case, we have a unique code and the
compiler produces the executable codes for both Xeon
Phi and CPU. For GPUs, the situation is somewhat
different. In fact, we have to use two different compi-
lers, one for GPUs and one for CPUs. We have written
the code for GPUs, both NVIDIA and AMD, using
OpenACC directives (Calore et al., 2016c) and com-
piled using the PGI 16.5 compiler, which supports both
architectures. The kernels running on CPUs are written
using standard C and compiled using Intel compiler
ICC v16.0. Then we have linked the two codes in one
single executable.
Figure 6. Logic partitioning of the lattice domain among host
and accelerator. The central (dark-green) region is allocated on
the accelerator, side (orange and gray) regions on the host.
Checkerboard textures flag lattice regions involved in MPI
communications with neighbor nodes.
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6 Parameter optimization
In this section, we describe two important optimization
steps for our heterogeneous code. The first is about the
optimal partitioning of the computation between host
and accelerator, and the second is about the optimal
cluster size for the CAoSoA data layout.
6.1 Workload partitioning
Hosts and accelerators have different peak (and sus-
tained) performance, so careful workload balancing
between the two concurrent processors is necessary.
We model the execution time Texe of our code with the
following set of equations
Texe= maxfTacc; Thost+ Tmpig+ Tswap ð4Þ
Tacc= ðLX  2MÞLY  td ð5Þ
Thost= ð2MÞLY  th ð6Þ
Tmpi= tc ð7Þ
where Tacc and Thost are the execution times of the
accelerator and host, respectively, Tswap is the time
required to exchange data between host and accelerator
at the end of each iteration, and Tmpi is the time to
move data between two MPI processes in a multi-
accelerator implementation. As Tswap is independent of
M, Texe is minimal for a value M
*, for which the fol-
lowing equation holds
TaccðMÞ= ThostðMÞ+ TmpiðMÞ ð8Þ
Our code has an initial auto-tuning phase, in which
it runs a set of mini-benchmarks to estimate approxi-
mate values of td, th, and tc. These are then inserted in
equation (8) to find M*, an estimate of the value of M
that minimizes the time to solution.
Figure 8 shows the performance of our code for
three different lattice sizes as a function of 2M/LX, the
fraction of lattice sites that we map on the host CPU.
We have run our tests on two different machines, the
Galileo HPC system installed at CINECA and the Etna
machine. Galileo has two different partitions, one with
K80 GPUs and one with KNC accelerators. The Etna
machine is part of the COKA experimental cluster at
the University of Ferrara, and has two AMD Hawaii
GPUs. Both machines use an 8-core Intel Xeon
Figure 7. Control flow executed by each MPI process. The
schedule executed on the accelerator is on the upper band,
while that executed by the host is on the lower band. Execution
on the accelerator runs on two concurrent queues.
Synchronization points are marked with red lines.
2M / LX
Figure 8. Performance of the heterogeneous code (measured in MLUPS (million updates per second)) for all three platforms, as a
function of the fraction of lattice sites (2M / LX) mapped on the Haswell (HSW) host CPU. KNC is the Intel Knights Corner
accelerator, K80 is the NVIDIA Tesla GPU, and Hawaii is the AMD GPU. Dots are measured values, dashed lines are the prediction
of our model.
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E5-2630v3 CPU based on the Haswell micro-
architecture as host processor, and each host has one
attached accelerator. Performance is measured using
the million updates per second (MLUPS) metric, a com-
mon option for this class of applications. In Figure 8,
dots are measured values, while lines are our predic-
tions. Our auto-tuning strategy predicts performance
with good accuracy, and estimates the workload distri-
bution between host and device for which the execution
time reaches its minimum. An interesting features of
this plot is the fact that the optimal point is—for each
accelerator—a function of 2M / LX. As expected, for
values of M \ M* and M . M* performances
decrease because the workload is unbalanced on either
the accelerator or the host side; results at 2M / LX = 0
correspond to earlier implementations in which critical
kernels are fully offloaded to accelerators; we see that
running these kernels concurrently on host and accel-
erators (KNC and K80) increases performances by
approximately 10 – 20%. Finally, as M becomes much
larger than M*, all lines in the plot fall on top of each
other, as in this limit the host CPU handles the largest
part of the overall computation.
6.2 Fine-tuning of data layout cluster size
An important parameter of the CAoSoA layout is the
cluster size VL, as performance depends significantly on
its value. This parameter, whose optimal value corre-
lates with the hardware features of the target processor,
affects data allocation in memory and must be fixed at
compile time.
Figure 9 shows the impact on performances (mea-
sured again in MLUPS) of our code running on a node
with K80 GPUs and using different choices for VL. We
see that, for this processor, a wrong choice may reduce
performance by large factors (’5); the good news is
that there is a reasonably large interval VL = 16, 32, 64
for which performance is close to its largest value. We
have made the same measurements for all kind of nodes
available with KNC and AMDGPUs, and then picked,
for each node and each value of VL, the best operating
point in terms of 2M / LX. In this way, we select the
highest performance for each combination of host and
accelerator. These results are collected in Figure 10 as a
function of VL; on top of each bar we report the corre-
sponding value of 2M / LX. We see that GPUs are
more robust than the KNC against a non-optimal
choice of VL: for the former processors, performance
remains stable as long as VL is large enough, while for
the latter only one or two VL values allow the highest
performance to be attained. Fortunately enough, there
is a window of VL values for which all systems are close
to their best performance.
6.3 Performance prediction on new hardware
A further interesting result of the model developed in
Section 6.1 is that we can use it to predict to which
extent the performance of our codes is affected if either
the host CPU or the accelerator is replaced by a differ-
ent processor; in particular, one may ask what happens
if announced but not yet available processors or accel-
erators are adopted. One such exercise replaces the host
processor that we have used for our previous tests with
the new Intel multi-core Xeon E5-2697v4, based on the
latest Broadwell micro-architecture. We have run our
code on a Broadwell processor with no attached accel-
erators and measured the host-related performance
parameters used in equation (4); we have then used
these parameters to estimate the expected performance
of a would-be machine whose nodes combine
Broadwell hosts with either K80 or KNC accelerators.
Results are shown in Figure 11, which compares the
measured performance on the current hardware (dots)
with the predictions of our model (dashed lines). We
see that, using this new more powerful processor, per-
formance for our code would improve by
Figure 9. Performance (measured in MLUPS (million updates
per second)) for different values of the VL parameter in the
CaoSoA data layout; results are for a Tesla K80 GPU.
Figure 10. Impact on performance of different cluster sizes
(VL) in the CaoSoA data layout for several accelerator choices.
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approximately 20%, when perfectly balancing the
workload between host and accelerator. As expected,
the improvement is the same for both types of accelera-
tor, since we have only virtually replaced the host pro-
cessor. Another interesting feature of the plot is that
the model predictions overlap with measured data
when 2M / LX values tend to zero; this is expected,
since in this case the fraction of lattice sites mapped on
the host CPU tends to zero and the execution time is
dominated by the accelerator. A similar analysis might
be performed, for instance, to assess the overall perfor-
mance gains to be expected when next-generation
GPUs become available.
7 Scalability performances
In this section, we analyze scalability performances of
our codes running on the Galileo machine, both on the
K80 and on the KNC partition.
In Figure 12 (top left), we show the performance of
our code running on larger and larger KNC partitions
of the Galileo cluster, and for several physically rele-
vant sizes of the physical lattice, showing the scaling
results of this code. We compare with a previous v1
implementation of the code running all kernels on the
KNC accelerator. Figure 12 (top right) shows the same
data as the previous picture, except that it shows the
speed-up factor as a function of the number of accel-
erators. One easily sees that the new heterogeneous ver-
sion of the code is not only faster than its accelerator-
only counterpart but also has a remarkably better
behavior from the point of view of hard scaling. This is
because data moved through MPI communications
between different processing nodes is always resident
on the host, saving time to move them to and from
KNC accelerator. All in all, for massively parallel runs
on many accelerators, the heterogeneous code extracts
from the same KNC-based hardware system roughly
twice the performance of the earlier version.
In Figure 12 (bottom left), we show the performance
of our code running on the K80 partition. In this case,
owing to the larger difference in performance between
the host CPU and the accelerator, we have a different
behavior. The newer version (v2) is faster than the ear-
lier version (v1), but the gain is smaller than for the
KNC because the gap in performance between the
K80 GPU and the host CPU is larger. Scalability (see
Figure 12, bottom right) of v2, is as good as version
v1 because in both implementations MPI communica-
tions are fully overlapped with computation (Calore
et al., 2015).
8 Analysis of results and conclusions
In this section, we analyze our results and outline our
conclusions.
The first important contribution of this work high-
lights the critical role played by data layouts in the
development of a common LB code that runs concur-
rently on CPUs and accelerators and is also perfor-
mance-portable onto different accelerator architectures.
The crucial finding in this respect is that data memory
organization should support, at the same time, efficient
memory accesses and vector processing. This challenge
is made more difficult because different kernels (in our
case, the critical propagate and collide routines)
have conflicting requirements. Table 2 substantiates the
relevance of this problem and quantifies the improve-
ments that we have achieved. Previously used data
structures are the AoS layout, supporting data locality,
and the SoA layout, already known to exploit more
vectorization, especially for GPUs. The problem with
2M / LX
Figure 11. Performance predictions (dashed lines) of our model for a would-be system using as host the recently released
Broadwell (BRD) CPU compared with measured data on a Haswell (HSW) CPU (dots). Measurements refer to three different
lattice sizes.
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these two layouts is that the former allows better per-
formances for Intel architectures but is dramatically
bad for GPUs, with performance losses that are up to
103 for propagate and 23 – 53 for collide.
The latter scheme is very efficient on GPUs but fails on
CPUs, as it limits code vectorization and causes mem-
ory management overheads (such as TLB and cache
misses).
This paper introduces two slightly more complex
data layouts, the CSoA and the CAoSoA, to exploit
vectorization on both classes of architecture while still
guaranteeing efficient data memory accesses and vector
processing for both critical kernels. These data struc-
tures differ from those used in Shet et al. (2013a) and
Valero-Lara et al. (2015) in the way that populations
are packed into SIMD vectors; this allows operations
involved in the propagate kernel to be properly trans-
lated into SIMD instructions, and performance of
aligned memory accesses.
The CSoA layout improves performance on Intel
architectures by factors of 2 over the AoS for propa-
gate and 1.5 for collide. On GPUs, it also shows
marginal improvements on the already very good
results that GPUs have with the original SoA layout. A
final improvement is given by the CAoSoA layout,
which further increases data locality without
introducing vectorization penalties. Again, perfor-
mance remains substantially stable on GPUs in this
case, while there are still further improvements on Intel
architectures for collide (’10–20%) and a corre-
sponding penalty for propagate; since the former
routine has a larger impact on overall performance, the
CAoSoA layout is the most efficient to be used for the
whole code.
It can be interesting to compare our results with
those obtained by Shet et al. (2013a), who have also
analyzed the relative advantages of several data lay-
outs. This comparison is necessarily partial, since Shet
et al. (i) use three-dimensional lattices and a different
LB scheme (D3Q27); (ii) run on earlier processor archi-
tectures (Intel E5-2670, using the SandyBridge micro-
architecture); and (iii) do not use accelerators, so they
map the whole lattice on the CPU. In spite of these dif-
ferences, the comparison can still be meaningful for the
propagate kernel. On a lattice of 2563 sites adopting
their hybrid data structure, Shet et al. (2013a) report a
performance of 30 MLUPS. This corresponds to a
memory bandwidth of approximately 13 GB/s, that is,
25% of the E5-2670 raw peak (51.2 GB/s). In our code,
we measure a bandwidth of approximately 36 GB/s,
that is, ’ 60% of the E5-2630v3 raw peak, on a
2160 3 8192 lattice and adopting the CAoSoA data
Figure 12. Multi-node scalability results measured on the KNC (top) and K80 (bottom) partitions of the Galileo cluster. We
compare performances—MLUPS and relative speed-up—on three different lattice sizes of the heterogeneous code described in this
paper (v2) with an earlier version (v1), with all critical computational kernels running on accelerators only.
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structure. A final remark is about code portability: the
implementation of Shet et al. (2013a) uses Intel intrin-
sics functions to vectorize the code, which are not por-
table across different architectures, while we use a
directive-based approach able to run the same code on
different platforms.
The definition of the appropriate layouts has allowed
us to code our LB application in a common program
that executes concurrently on host CPUs and all kinds
of accelerators, obviously improving the portability and
long-term support of this code.
Another important contribution of this paper is the
development of an analytic model (see Section 6.1) that
is able to predict the optimal partitioning of the work-
load among host CPU and accelerators; using this
model, we can automatically tune this parameter for
best performance on running systems, or predict per-
formances for not yet available hardware configura-
tions (see Section 6.3).
The final result of this contribution is that single
node performances can be improved by ’10–20% with
respect to earlier implementations that simply wasted
the computational power offered by the host CPU. Our
implementation also significantly improves the (hard)-
scaling behavior on relatively large clusters (see Figure
12). This follows from the fact that node-to-node com-
munications in our code do not imply host-accelerator
transfers. This improvement is very large on KNC-
accelerated clusters, while on GPUs, owing to the larger
performance unbalance between host and accelerator,
the observed improvement is smaller.
In conclusion, an important result of this work is
that it is possible to design and implement directive-
based codes that are performance-portable across dif-
ferent present—and hopefully future—architectures.
This requires an appropriate choice of the data layout,
which is able to meet conflicting requirements of differ-
ent parts of the code and to match hardware features
of different architectures. Defining these data layouts is
today in the hands of programmers, and still out of the
scope of currently available and stable compilers com-
monly used in the HPC context. For this reason, on a
longer time horizon, we look forward to further prog-
ress in compilers allowing data definitions that abstract
from the actual in-memory implementation, and of
tools able to make appropriate allocation choices for
specific target architectures.
Another related open question, that we leave for fur-
ther investigation, is whether our proposed hybrid
approach has a positive impact on energy-related
aspects (e.g. reducing the value of energy-to-solution for
the given computation).
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